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MI:JLTIP~SOR/MULTia:M?urER SYSTEMS AND

OPTll-1AL IDADlliG TECHNIQlJES

FRANCIS (FAANK} D. ADAMS

This report reviews the subject of nru.ltiprocessorjmulticx:rcputer
systems and optimal loading techniques.

This report covers:
1.

The interrelationship of Multiprocessor;Multi.carputer

{Multiple Instruction stream Multiple Data Stream, MIMD) systemS and

other architectures- by presenting a categorization of cx::mputer architectu.res.
2.

Ccnparison of Multiprocessor;Multiccmputer (MIMD} , versus

Parallel Processor

(Single Instruction stream Multiple Data stream,

SIMD) systems.

3.

Multiprocessor/Multicccputer proolems, pitfal.ls and new

4.

Investigation of loading techniques by reviewing particu-

goals.

lar MIMD executive designs.
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PARr I
ARCHITECIURE

categorization ·O f Conputer Architectures
Flynn (1972) has described ccrcputer architectures by neans

of properties of data and procedure {instruction) streams.

Flynn

allows .f or single and multiple streams of both data and instructions.

This has led to four categoiries of cc::nputer architectures. . Sate
properties of different. type processors can be derived by considering
the concept of a stream.

The four categories of ccnputer architectures,

based upon their stream properties are given in figure 1 (Thurber
1976) •

These are:
a.

Single Instruction stJ::eam Single Data stream, SISD: mdt

processor
b.

Multiple Instruction stream Single Data stream, 1-ITSD:

Pipelined Unit Processor
c.

Single Instnlction stream Multiple Data stream, SIMD:

Parallel Processor or .A ssociative Pmcessor, and
d.

Mul.tiple Instruction stream Multiple Data stream, MIMD:

Multip~ssor

.or

MUlti~uter.

The perfonnance features of the follc:Ming figure 1 architec-

tures are sumnarized, in-part fran the work of Turn (1974) , in the
follaring paragraphs for cx:nparison.
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SI: Single

SD: Single Data
Stream

MD: Multiple Data

Unit Processor

Parallel Processor

Instruction
Stream
MI: Mlltiple

Instruction
Stream
Fig. 1.

Stream
and

Associative Processor

Pipeline
Processor

Multiprocessor/
Multic:atputer

Classification of generic processor architectures.
Uniprocessor (SISD) and Pipelined Unit
Processor (.MISD) Perfannance

The Single Instruction stream Single Data stream (SISD) and
Multiple Instruction stream Single Data stream (MISD) categories of
c:atputer architecture are related in tenns of the uniprocessor or
nnit processor and are cdtbined here in sunmary.
The basic proressor operation cyclically perfonns the following steps:
a.

Fetches fran merrory and decodes an instruction.

b.

Generates address of operand (if needed) •

c.

Fetches the operand fran natOry (if needed).

d.

Executes the instruction.

e.

Generates the address of the next instruction.

A major improvement in processor cperation has been the intro-

duction of concurrency into the basic cxxrput.ation cycle.

This

concurrency has been accanplished by special "look-ahead": circuits
"Which simultaneously fetch several required instructions and data

sets.

Branching situations are handled by fetching the next instruc-

tions fran all locations identified by the conditional branch.

These

concurrency techniques require increases in the effective nerrory-data-
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transfer rates so that the requit:ed nurrber of instructions and data
-words can be fetched while the imrediate instruction is being execut-

ed.

Hieradlical neroory systems with fast block-transfer capabilities

transfer the data/instructions into a set of interleaved fast-access
narories.

These fast-access IIBIDries can fetch and transfer several

words simultaneously to the processor, thus, in effect, pe:rmitting
the required data rates.
carputer process perfonnance (i.e., carputing speed) is
detennined by the effective rrawry-cycle ·t ine and the tine to perfonn
An instruction execution tine, ft~ can

operations in the processor.

~

involve P+l IIBIOry-cycle tines, tmc, one to fetch the instruction and
P to fetch operands or store results 1 and t. , the tine to perfonn
~

the operation in the processor for the i th category of instructions:
t

. =

eJ..

(P+l)k

The nultiplier km varies

m

t

me

be~

+ t.1

i p

=

0, 1, 2, •••

1 and 0 to indicate the degree of

nenory "transparency" (i.e., the look-ahead features on an interleaved
nano:ry in the control unit).

Ideally, k

totally transparent to the processor.

m

=

0, then the nerory is

High-speed uniprocessors are

designed in this direction.

The effect of Pipeline uniprocessor organization is to mask
the rrerro:ry accesses (k = 0) and to break the arithrretic operations
m

into sequences of segrrents 1 penni tting more concurrency in instruction
execution, hence eliminating instruction fetching for long data

streams.
With multiple deca:1ed instnlctions and associated data in
register stacks, Im.lltiple execution units becare very attractive
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(wherever the p~am . str:uctu:re al:lows concurrent operation) •

In

the ODC 7600, for examp:Le, nine execution writs · (Bonseigneur 196.9 )

can operate independently, each specialized for a particular task
(e.9., fixed add, JlUltipJy, divide, shifting, no:r:malizing, branching,
and Boolean. operations).

With · lSI teclmology it will beoare increas-

ingly attractive not only to inplanent faster algorithms in hardware

but also to possib.l y include other elerrentary functions (e. g. , square
root, lQCJarit:hmi.c, trigonaretric, and exponential ftmctions) as

ate execution units.
the

~gari thms as

· sepai~

The ·:result will be a llD.lch faster execution of

well as · per forman~ gains through concurrent instruc-

tion set up, whenever a1lc:Med by the pre>cJram structure.

Hcwever, this

capability will be acquired at the expense of additional hardware
units and more ocnplex control units, which will be necessary for
"fanning

out~·

instructions to the execution units.

Multip.l e, specialized execution units have a different use

in the ••pipeline" (MISDl structure.

The ocnputation sequence applied

to a large number, N, of data words is segrrented into the M tasks
perfo:rned by M execution units, the pipeline segments.

Ideally, the

tasks are balanced so that each task requires approxmately the sane
execution tiiie, ts.

The pipeline is operated by passing the partially

processed data words from one execution unit to the next every t
ti.rce intel:Val.

5

The tine to obtain the first result (the .l atency

1

tiiie} is Mts ti.rce nnits.

Thereafter, hONever, the result is produced

every t

tine l..Ulit, representing a speed gain of a factor of M (i.e.,
s
each result via an SISD structure could require Mt . time units).
e1
Also associated with the pipeline execution is a setup time, T

0

,

used

5
to structure the execution units for the inuediate task.

p:rocess N words tlu:ough the pipeline is T

0

+

Mt

s

The tine to

+ {N-1) t ; hence
s

the effective cx::mputing time per word, T , is
e

+ Mt + (N-1)t5

T
T'

e

As

N increases, T

e

0

=

5

N

approaches t

s

.

For sma.ll values of N, however,

the performance may be degraded.

The largest pipeline processor, CDC STAR-100, obtains a
speed increase of a factor of 80 in an addition operation (rrenory-to-

rrerocy) ; e. g .• , a single addition req:uires 1. 76 usee (including 1. 28

usee menory-cycle tine and 0. 48 usee addition t.i.ne), "Whereas pipeline
additions require 0.04 usee per data
1. 76 usee, and segm=nt time t

5

=

~rd.

0.04 usee.

The pipeline latency is

The setup time, T

0

,

is

l-.1 .5 usee (Tum 1974).

Implenentation of the execution and control unit can be
sinplified by using prograroable read-only rranories (microprogramming) to store not only the constants required for the algorithms,

but also the bit patte:rns for activating contro.l signals.

Benefits

of microprograrrming (fi.nnware) are further discussed in Part II of
this report.
Before cx:>ntinuing with the next category of computer architec-

ture, i t is inportant to note that uniprocessors of the category
just discussed are typically what make up the individual processors
of a Multicx:nputer system.
ponent part of MIMD systems.

So, indeed, we have just looked at a can-
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Paral1el {Array and Associative Array)
P:roc:Essor (SIMD) Perfonnance
An array processor (parallel processor) is characterized by

a Single Instruction stream and Multiple Data streams (SIMD).

The

principle features are:
a.

A large array (typically 64 or nore) of pi:OCessing

elem:mts (PEs) controlled by a single control unit so that a single

instruction controls the operation of all the PEs.
b.

Private nem:>ry unit and addressing circuits for each PE.

The PE menories can camrunicate with a large ccmnan :rtaiDry.

c.

Sane control is available to the individual PE; i.e.,

the PE can be enabled or disabled during the execution of particular

instructions, as · detennined by the results of local tests.
d.

Mem:n:y addresses and data (camon to all PEs) are broad-

cast fran the central control.
e.

Processing elem:mts in the array with ex>nnections to

their nearest neighbors for data transfer.

Effective use of an array processor requires that all processing elements operate simultaneously mcst of the t.irre.

If s.imul-

taneous operation is achieved, the speed gain of an array processor
over that of a uniprocessor will approach N for N processing elerrents.
~re

likely, havever, only a fraction, k(O<k<l), of the processor will

be operating simultaneously.

Given a particular application with a

knaNn average value of k, the array processor speed S

pressed as
S

ap

(N) = kNS

pe

ap

(N) can be ex-
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where

spe

denotes the p:rocessing speed of the PEs.

1
Spe has the same units, instructions per second,, as tei for

the uniprocessors.

'Ihe units of MIPS (Millions of Instructions Per

Second) have been cited in system cx:mparisons (Turn 1974 and Thw:ber

1976).
Perfonnance cx:mparisons with SISD or

mso

can be made by

l
1
cnnpa.ring S .. with E . or T · , respectively. An. SIMD arr~y processor
ap
eJ.
e
will surpass the c.x:mputational rate (MIPS) of an SISD machine when
1

. S:pe

C!

t . , since
~ el.

kN is designed to be greater than one.

The PEs may range in a::xrplexity fran a simple bit-serial
uni.processoOC" to high-perfo:onance pipeline architecture.

How:ever,

because of the large number of PEs used and the large speed gain
achi.e ved ·tlu:ough array processor a.J:lchitecture, the PEs probably

will not incorporate the look-ahead features that have provided
considerable perfonnance gain in uniprocessors.

very little

11

transparency" of PE :rrerory.

Hence there will be

Moreover, it is not likely

that the mem:>ry istelf will incorporate sophisticated architectural
features (i.e., interleaving, buffering, multi\tJOrd data paths) .•
An associative processor is actually a special array processor

featuring an associative-nenory in which every 'WOrd in the associat ive :merrory has its own processing tmit.

The array-processing

structure of the associative processor is potential1y capable of providing greater speed than the tmiprocessor architecture for special

purpose applications.
MUltiprocessor/Multicomputer
(:Mll-ID) Performance
Multiprocessors have :rmlltiple streams for both instructions

8

and data (.MIMD): the processors . typically share a caruon ·m arrocy.
Several nodes of operation are possible, nanely, the processing of

(a) separate, independent cx:mputing tasks, (b) different parts of
the sane cx:mputing task, or (c) a mixture of tasks provided try the

operating system running in a rro.lltiprograrrned no:le.
The three principal advantages of multiprocessor architecture
are:
a.

Extended cx:mputing capability because of more than one

processor in the system.
b.

Flexibility in pz:ocessing tasks with widely

vaz:y~g

resource requi.rerents.

c.

Redundancy in processors, which increases system relia-

bility and availability for critical tasks.

If a processor fails,

the system can continue with the ranai.ning processor(s) in a cx:mputationally degraded form.
A multipJ:Ocessor system pennits the processors to be "re<Xlrl-

figured" into highly reliable fanns, using sate processors as a
redtmdant backup to processors performing critical tasks; during

less critical canputations all processors may perfonn distinct
cx:mputing tasks.

One

processor in a multiprocessor system can func-

tion as the master oontroller.

It contains the operating systems for

allocating and sched.uling canputing tasks and neno:cy resources to
the remaining processors.

other nru.ltiprocessors operating concepts

permit each processor to bec:x:m= the master controller as i t cx:mpletes
its previous task and then to assign itself a new task.
closer at these concepts in Part II of this report.

We will look

9

Efficient utilization of the multiprocessor system requires
a steady stream of ·tasks to the processors.

The processor (s) that

operates as master cnntroller is thus largely occupied with systan

overhead task of allocating, scheduling, processing internipts and
assigning priorities.

This overhead increases with N, the number of

processors, until the entire activity of the controlling processor{s)
is devoted to control tasks.

'!he

perfonnan~

of the multiprocessor

system could be expressed as:

where

~

:represents the fraction of the control-processor(s) activity

devoted to system overllead tasks, and S

p

ent p:rocessors.
k

2

=

0.3 and k

4

'!he dependence of

=

~

is the speed of the CXJJl{X)n-

on N is difficult to assess,

0.5 have been used (Turn 1974} to forecast project-

ed performance with the above expression.

However, these fo:recasts

have not been validated.
A mu1ticanputer system (referred to as a .. federated" or /

"polymorphic" cx::nputer system} is also categorized as a Multiple
Instruction stream, Multiple Data stream (MIMD) system.

J

The individ-

ual processors in the system are, typically, conplete uniprocessors,

as discussed earlier in this report, with their own independent narory

and I/0 systems.

Ccmnunications between the processors take place

via ccmnunication links (data buses) or through a cx::nnon data base

in a mass-IIEilDry system.
The CXJJl{X)nent processors of a multicanputer system no:r.roally
process independent tasks.

HONever, they may share tasks when these
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tasks exceed the capabilities o£ individual pJ.:OCessors.
also take over critical tasks of one of the

processo~s

They may
in the

~event

of a failure in order tD increase the viability of the systan.
The advent of minicx:mputers has focused considerable attention

on multicx:mputer systems.

Various processing 'and control tasks can be

assigned to dedicated minicx:mputers.
The processors in a multiccmputer system may be independent
units with their

Ollil

particular processing rates.

The perfo:rmance

o£ the entire system is of interest when the processors participate

in ccmnon or related carputations.

'!here will .b e a certain anount

of degradation in perfonnance (even beyond that of multiprocessor
systems) because the interaction takes place throuh nore rem.:>te

neans-mass narory or ccmmmication system.

The degree of degrada-

tion is highly dependent on the specifics of the inter-ccmmmication
system· and the nature of the ccnputing tasks.

This degradation can

be identified with a multiplicative factor, k., having a value less
]_

than l, such that the gross speed of the multicanputer system,
Smc (N) , is given by:

SIre (N)

=

N
I:

i=l

k.S.
]_~

where s. is the speed of an individual processor of the rnul ti~canputer
l..

system.

tern) •

(Many different canponent processors may be part of the sys-

The individual processors can be as sUited to be uniprocessors

of the type described earlier.
S

p

and S. of the preceeding expressions for multiprocessor/
]_

multicanputer (MIMD) systems have tmits of instructions per second.
Perfonnance cx:nparisons with SISD, MISD and SIMD can be made by

11
1

c::x:nparing S
(N} or S
(N) with
mp
me

t.,
e1

1
Tor S
e

ap

(N), respectively.

A c::x:nputer nebx:>rk such as the · ARPANET 12, (Tunl 1974}
is a multic::x:nputer system with processors o£ various architectures

at remote· locations (including transcontinental distances).

'Ihe

processors are tine-shared by users at each processor location as well

as anywhere else in the network.

Accoroingly, the specific process-

ing capabilities and data bases at all locations are available to
all users.

ARPANET consists o£ about 25 nodes, each with its own

canputer and camrunications interface processors (IMPs).
IV,

The ILLIAC

(Mcintyre 1970) array processor is one node of this network.
Multiprocessor/Multic::x:nputer (lYliMD)
Versus Parallel Processor (SIMD) systems

In an attenpt to alleviate possible confusion between multiprocessor/multic::x:nputer (MIMD} systems and parallel processors (SIMD)
the follcwing discussions are presented.
To date uniprocessors have been the cheapest problem solution

in rrost envirornnents.

Hc:wever 1 there are high perfonnance environ-

rrents in which they £ail.

In sare cases, general purpose c::x:nputers

are used in a multiprocessor/multicx:mputer (MIMD) node.

I t ma.y be

di£ficul t to go to a general MIMD node because of the attendant

executive overhead and nerro.cy access conflicts.

Because of the nn-

suitability of many conventional machines 1 special purpose parallel

processor (SIMD) computers {_designed with the problem requiremants
in mind) are often used.

So, the key distinction is in application,l

and parallel processors are s_p::cial purpose rather than general

purpose.

Special purpose ma.chines by definition are useless outside

12
of a range of problems, but there are special purpose application envirornrents in which

:they are "WOrkable

(Thurber 1976).

In cases of general purpose application where the processors

are used in a MIMD rrode 1 an additional distinction is that the processors have to interccmnun.icate, or the system is not a MIMD system.
The sequel will examine sene problems with MIMD systems.

First, there is the problen of ccmnun.ications between processors, especially those· of a canputer network (rarote processors).
This is a significant elem:mt contributing to mul ticanputer performance.

However, this in itself is an area in which a study tcmards

optimal techniques could be endless, therefore other than this
rrention, the problem associated with ccmnun.ications will not be considered in this :rep:>rt.
of Chen (1974)

1

For further details in this area, the works

Thurber (1974) and Akkoyunlu 1 Eernstein and Shautz

(.1974) are ideal sources.

An interesting observation is that as of

1970, solving this problem optimally was

rmachievab~e

(HCM'ard 1970).

Other problems associated with MI.MD systans are enurrerated

in the follaving section.

PARr I I

OPriMAL lOADING TEX:l:INIQUES FOR
MULTIPROCESSOR/MULTICXMPUTER SYSTEMS

Mul tiprocessor/Multicaoputer Problems,
Pitfalls ·and ·New .Goals

Problems
Problems occur as we expand a canputer system by adding processors in an MIMD cnnfiguration.

into two problem areas.

These problerrs can be generalized

These are the problems of overhead and

the p:roblens of design restructuring.
Overhead Problems
In a general environrrent overllead causes the addition of one

processor resource to yield less than one prcx::essor

unit of throughput.

'lhis phenOll'ena is due to scheduling overhead, nerrocy access conflict,
and I/O conflicts.

To think that

it only requires a few percent of

the capability of a CPU for overhead fl.IDctions when another CPU is
.added to a :multiprocessor/multicanputer <X)nfiguration is unrealistic
{Thurber .1 976).

Because the multiprocessor system is based on sharing

tasks, mem:>:ry and I/O, cx:>nflicts ru:e to be expected.

Partial allevia-

tion of contention problems can be acc:x:rrplished by p:roviding each
processor with a buffer merrory and by giving the controlling processor
the task of keeping the buffers loaded.

The individual processors

can use a certain anonnt o£ lcx:>k-ahead within their buffers and can
request instructions and data not in the buffer.

A closer look at

:rreans of alleviating these problans is included in Part I I , further

14
along in this report.
Design Restructuring ·Problans
Assuming that the processor conflict problem can be solved,
the designer needs to consider other possible disadvantages of multiprocessor/:rm.Ilticx:rcputer systans; e.g., increrrental cost of augmentation.

To add a CPU to a system could cost a large number of dollars

canpared to adding another simple p1:0cessing element (PE) to an array
(parallel) processor (Thurber 1976).
'~hidden"

There are many possible

costs to add one processor 1 such as CXJinplete restructuring

of the application programs 1 redistributing them over the set of
processors and the design cost of the new or nodified Operating
System to handle the new configuration.
Effective MIMD systems requires minimizing the above problems.
Hence, the loading techniques for multiprocessor/multicorrputer (MIMD}

systems which minimize the above problems are defined as Optimal.
My initial researd1 effort in this ~ea was to ex>ntact all

major corrputer manufacturers in an attempt to acx;ruire infonnation
on available optimal loaders or loading techniques which have been
inplerrented for use with the multiprocessor/multicx:rcputer configurations offered by these manufacturers.

'Ihe result of this correspon-

dence has uncovered that no optimal loaders/techniques are currently
available and that a user must currently inplerrent his own loading
techniques.

Therefore, since no info:r:mation was aCXjllired on existing

available optimal loaders and loading teclmiques, xey study turned to
what research has been done and reported in this area.
This study included an exhaustive review of literature for

15
those · papers and reports which have fanned the bulk of the reported
:research and ~esults to date.

This task was rmexpectedly difficult

since few papers and reports directly addressing this topic \llere

uncovered.

This literature review included a number of autanated

literature searches, several major libraries and the National
Technical Infonnation Services.

The results are included in the list

of references of this report.
Pitfalls
Although i t is not surprising that nrultipmcessors/nulti-

a:mputers have not been used except on a highly speciali.z ed basis,
i t is depressing.

The thought that sCII'e atterrpts to use MIMD con-

figurations may have failed due to the lack of industry to provide

adequate techniques for the systems they manufacture is even rrore
depressing.
Pitfalls or reasons why multiprocessorsjmulticcnputers (and

inplem2Iltation of optimal loading techniques) have not materialized
as uncovered by this study from Bell and Strecker (1976) may be:
a.

The basic nature of engineering is to be conservative.

This is a classical deadlock situation: We cannot learn haw to pro-

gram rnultip:rocessors rmtil such systems exist; a system cannot be
built before programs are ready.
b.

The market doesn't demand them.

Another deadlock: how

can the na.l:ket demand them, since the market doesn' t even knDN that
such a structure could exist?

c.

We can always build a better single, special processor.

This design philosophy sterns f:rom local optimization of the designed
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object, and ignores global costs of spares,

tr~g,

reliability and

the ability of the user to dynamically adjust a <Dnfiguration to his
load.
d.

There are rrore available designs for new processors than

we can build already.
e.

Pla.nning and technology are asynchronous.

Within the

carputer industry, not all products are plarmed and built at a par-

ticular tine 1 hence 1 it is difficult to get the one right tine when a
mu1tiprocessor would be better than an existing Uniprocessor together
with one or two additional new processors.
f.

Incrarental market demands require specific new machines.

By having rrore products, a canpany can better track CXl!'Cpetitors by

specific uniprocessors.
Whi.c h boils down to the basic theory of supply and demand, that is,

at present there is no real demand for :rrn.lltipi:OCessor/multicanputer

systans irrplementation in a broad enough scope to necessitate their
supply with total software which includes such things as optimal
loading techniques.
New Cbals

The evolution of ccnputer systems is driven by two technologies: :P..ardware and software.

But there is a fundamental conflict:

whereas hardware advances reduce costs of newer machine configurations,
software inprovanents are generally nore effective on existing machine
configurations (which tend to overlook MIMD configurations).

Fonnal studies of carputer architecture (.Dietz and Szewerenko
1979) attercpt to resolve this fundarrental conflict.

The idea is to
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provide interfaces in a carputer system that foster ccnpatibility
be~

these technologies, which naturally evolve at different rates.

Thus, system developers can reinplement only part of the total canputer system at a tirce (incremental reinplenentation).

With this

current concept "carputer architecture .. rreans "the structure o£ the

oorrputer system a prograrmer needs to knCM in order to write any
tirce independent, machine language program that will nm cx::>rrectly
on the ocnputer system. 11

By

this definition, two ccmputer systems

with the sa:ne "architecture" will nm. the same software.

This

concept inplies a new machine can take advantage of the rrost recent
hardware technology and still use the software base of an earlier

ma.chine.

The goal then of such inplerrentation is to provide a

faster cheaper machine that runs the old available software without
change.

Attenpts tcward this current goal (Burr and Gordon 1977} via
rei.rrplarentations of an architecture usually invalidate much of the
software.

HCMever, the.r e have been cases 'Where reinplem:mtation of

architectures (specifically the military-qualified Norden PD P-ll/34M)
has captured all of the so:Etwal:e operating system and diagnostic

software, but MIMD configurations and the problems associated with
MIMD were overlooked.
During proceedings of the syrrposium on Conputer Architecture,
Bell and Strecker (1976) of Digital Fquiprrent Corporation elq)ressed
a hope that convincing argu:nents will be forthcoming about the effectiveness of multiprocessors in order to establish these structures on
an applied basis.
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One

a.rgment is as follCMS.

Based on the perfonnance expres-

sions for the various carputer architectures categorized in Part I,
MIMD structw::es can and will prove their effectiveness, h~ver,

current perfonnance goals overlook MIMD configurations and associated
problems.

For exarrple, perfonnance goals for military corrputer

systans (Burr et al. 1979} · are influenced by requirerrents and available technology, IIDre so by available technology (i.e. , the old

available software).

It's time to let require.rrents lead the way in-

fluencing such perfonnance goals, and this may very well be done only
by giving up the "force fit" of available software at the nachin.e level.
Even though any new cannercial architectural entries must

take into accormt the financing or acx;{Uisition of their software
base to becone carrpetitive in the marketplace, higher level and application software should be the principal objective of corrpatibility.
Perfonnance goals for such systems as a Military Carputer
Family (Stone 1979) should requiie MIMD configurations.

not be possible using an available software base.

I t • s t.ine

to a new foundation for neeting such requirements.
being new concepts in the executive design.

This may

This fotmdation

The reports referenced ·

in the follc:Mi.ng section of this report are ideal exarrples

direction.

to :rrove

m

this

An executive design for multiprocessor {MIMD) systems

should include the goals delineated in the following section.
A Look Toward

·aptimal loading Tedmiques

IDa<li!lg teclmiques for multiprocessor/multicx:raputer systems
are dependent on the executive designs for the particular systems.
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After our brief look at the prd:>l.ans in inplertent.i:ng a multiprocessor/
rrn.llticarputer architecture, it should be apparent that the · majority
of these p.roblans can only be solved by a strong foundation in the

It is the intent of this section of this report to

executive design.
~ook

provide a

toward optima.l loading techniques by looking at parti-

cular proposed multiprocessor (MIMD) executive designs.

Only by

practio= and viewing the attanpts of others can an individual develop
his own techniques.
Pr.i.ma.ry goals for executive structures per studies done for
the

u.s.

Air Force fran Zucker (1972) and Kilbride, Iwasa and Scheid

(1972) are as follows:

a.

The eKecutive must be designed to operate within the

frarcE'WOrk of the multiprocessor configuration shCMn in figure 2.
The design must not presu:re specific p:rocessors or other hardware

devices, nor may it presune that all processors are· identical in their

characteristics.

'Ihe switch rratrix may either afford corrplete inter-

connection CIIOC>ng pl:'Cx:Essors 1 rrenories and other subsystems , or not.
This last requirement arises fran the observation that 1 even in a configuration which afords each p:rocessor access to every menory roodule
and subsystem, hardware failures ma.y disable one or nore access paths
between processor and device.
b.

The erecutive is required to ll\3I1age the assignnent of

processors to simultaneous operation an the total data processing
\\Orkload in such a rranner as to insure maxiroal utilization of pro-

cessors and ·other resources while maintaining appropriate -v.urk sequen~g,

(i.e., the nost urgent portions of the workload are process-

20

s
w

PROCESSOR

·1

I

I

T

IPERIPHERAL

1

l

1PERIPHERAL

2

l

c
PROCESSOR

H

l PERIPHERAL P I

2
M
PRCX::ESSOR
N

A
T
R

I

:MEMORY 1

I

I

IMEM)RY 2

j

1MEMORY M

J

I

l

X

Fig. 2.

Multiprocessor configuration
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ed first, whenever possible).

The executive llUlSt also provide pro-

tection against mutual interference am:mg the operations perfo:med
in the severa1 processors.
c.

System tasks such as ·the ·slstem ·loader· and the a::mnunica-

tion task are required of the executive to initiate the systan and

to

alla-~

for system ccmm.mication with the external envi:t:olllll9Ilt.

These goals address all of the problems associated with

MJM)

systems noted earlier in :this report and a look at techniques for

obtaining these goals certainly encanpasses a look tcMal::d optimal
loading techniques.

Operating Systems
An cperating system is the carputer system software that

assists hardware in

inplerren~g

various executive (supervisory and

cx:mt:rol) functions to aid in the ·execution of user tasks.

Hence,

executive is the generic narre for the collection of procedures includ-

ed in the operating system that p:rovide the basic control and m::mitor
functions.
Operating System Functions
An cperating system is required to perfonn eight important

functions for the users and for the system:
1.

Creating and rem:>ving tasks

2.

Controlling progress of a task

3.

ReCXX]Ilizing, responding to and reporting failures of

4.

Allocating hardware resources arrong tasks

5.

Providing access and links to software resources

errors.
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6.

Providing for intertask ccmmmication

7.

Allo.Ning for sharing of code and data bebleen. tasks

8.

Allowing for rnul.tiprocessing efficiency where the work is

distributed over a number of processors.

Firnware
A a:nputer traditionally inte:r:prets and executes a sequence

of machine cndes that is its o:r:der set and the only code it ·reco:Jnizes.
When each individual operation is perfomed 1 transfers of infonnatian
occur aroong functional CCll'{X:lllents (e.g.

etc.) of the carputer.

1

registers, rrarory, adder,

The ccmmmication between functional canponents

is caused by the set of primitive machine operations called microoperations that are ways of opening and closing gates and circuits
between registers and the basic log-ic elem:mts within the a:nputer.
In conventional ccroputers, the order set of the machine

is a totally

defined code interpreted. by a wired-in set of circuits within the

cx:>ntrol unit of the canputer.

Thus 1 a large 1 inflexible and a:nplex

control unit is developed.
Microprogranming is an orderly way of designing

cx:>ntro~

sequences to execute machine instructions that uses progranming techniques such as the sharing of camon sequences anong different machine
instructions (.subroutines) to provide simplicity as well as flexibi-

ity.
The micropr:ograrrmable canputer allows for a soft control of
micro-operations.

A microinstruction specifies one or more micro-

operations that could be perfonred in a fixed tine interval.

The

microinstruction is stored in a fast narocy called a microprogram
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nano:ry.

The microprogram is a set of microinstructions used to

interpret machine ccxle.
Therefore, one avenue to obtain a strong foundation in the

executive design of· a multiprocessor configuration is an approach in
which the processors are microprogranmable.

They have a flexible

contro1 unit and they are specialized by replaceable microprograms
for the various roles they llUlSt perfonn.

Fi:mware is the VJOrd used

for microprograms that will reside within a control memoxy of the
processor's contro1 unit.

Hence, fimware specializes the instruction

design for a specific purpose.
Microprograrrming has been used primarily for enulation.
Emulation is a fi:nm,vare interpretation of ma.chine instructions and
data structures of one ma.chine by another.

A major expense of replac-

ing one canputing system with another arises in the rewriting of

existing programs due to differences between systa:ns.

Since the <X>st

involved in conversion is great, emulation saves money and reduces

difficulties.

A custcxoor can have his current machine emulated so

his old ccxie can be ·run.

He can also use the new nnre general COX!put-

er to run new programs of varies structures and specific a:pplications,
written to exploit its features.
HCMever, fi:mware can go beyond emulation.
create tailored instructions for special programs.

It may be used to
If a COXIputer is

used consistently to do searches but has no search instructions, a

search instruction should be built into the finrWctre where a software
subroutine call may have previously existed.

When new devices are

added, new finnware accamodations may be supplied (i.e., error recov-
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ery pl:Oeedures, fonnatting, or enhanced interrupt capabilities).

Con-

versely, instructions not used. by the system may be rem::wed or replaced by rrore useful ones.

Irnplerrentors of control programs and operating systems can
develop their own ord.er sets and data struct.w:es in finrware.

Built-

in queue management, m:mocy allocation, table referencing, sorting and

I;X>inter handling are part of the basic needs of the executive system.
Thus, special fi:rrrware can · be developed for efficiency, where effi-

ciency is needed.
Mcrlularity

The Air Force Avionics Laboratory (AFAL) Wright-Patterson
Air Force Base, Ohio has contracted two independent cx:mpanies to
develop proposed executive structures with the preceeding goals.
Before looJci?g at sene of the specifics of these design approaches,
a key consideration cc.t'C(OC)n in these design approaches is a rrodu1ari-

zation ex>ncept oriented toward tailorability.
Modularity is a building block teclmique which is a natural
and necessary extension of the :rrodul.ar hardware architecture.

Such

architecture provides a rrethod for acccrcm:xlating changing canputing
activities as well as new configurations of hardware m:xlules.
An engineer· designing a large system will not originally

design every canponent that is used in his system.

He will use sulr

systems and canponents p1:eviously designed by others, and only log'ical

interconnections must originate from him.

If the ccmponents and

subsystems he uses are designed to interface with each other, then
the overall design will be easier.

When interfaces between canponents
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are needed, they may be included in the ·overa11 design.
Similarly, the software designer should not have to design
every system as if he lives in a vacuun.

Each new system should not

be started as if no similar system had ever been designed.

Corpon-

ents should be used fran a rurming software system to develop another
system which may be similar to i t in sc:rre areas of design.

Software

IOOdulari ty allows for the use of c:a:rponents of software for developing a program.
The system software is divided into functional nodules that

can be linked into a system after each module has been individually
validated.

All processors of the system are independent of each

other and rra.y select any executive nodule or any application task
for execution.
The result is a set of tailored hardware and ·software m:rl.ules

that may be appropriately interconnected to fonn a variety of systems.

The concept of nodularity wil1 help red.uce the ex>st of software devel~t

and the ti.rre required to write and test all programs.
A brief description of sane of the executive mxlules for a

proposed executive structure folla.vs.

Modules of the executive in-

clude such fl.mctions as scheduling tasks, :resource allocation, error

recovery, error detection, reconfiguration and file handling.

These

may be selected as needed using a set of selection pa.rar:n2ters, fran
a library of functions, at mission (.system reg:uirenent) definition

ti.rre.
Design Approach
This section of this re};X)rt sunroarizes the results of a study
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done by the Advanced Developrent qt-ganization of Burroughs Defense,
Space and Special Systems Group for the Air Force Systens Carmand,
W~ight-Patterson Air Force Base

(Zucker 1972).

This work provides a

descripticm of the executive structure to acc::x:nplish Multiprocessor
executive functions in an aerospace enviml11lEilt.

The software approach

avoids the conventional difficulties that nonnally occur in the developrent of large rronolithic operating systems.

The resulting system

is flexible, since i t must accx:mrodate lx>th broad cx:mputing activities
and

vacy~g

cx:mputing hardware.

The result of the study is a description df an executive
structure, together with a set of executive nodules, that may be
tailo:red to perfonn the requested executive functions for a specified
multiprocessor configuration and for a given set of applications.
This approach to the developrent of the multiprocessor executive program is a building block technique.

The operating system is

a set of nodules any one of which may be obtained and run by any

processor \Vhenever i t is needed.

These m:xlules are basically a set

of independent "S" instructions which may be used by any task on any
defined configuration of firnware and hardware.

This rrethod of system

devel0fl1'6lt produces a distributed executive that is both simple and
flexible in structure.

·General ·structure ·of ·the ·Executive
The three sectors making up the Burrough's executive are the
locator I the parts list 1 and the mcx:lules •

The noduleS are 00th pr<:r

grans and data (tables) nonnally thought of as the operating system.
Each rrodule is selected for use through the I.Dcator.

The Ioca.tor is
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microcode that is included in all the mi.c:rop~ramnable processors.
Each m:x1u1e is sel.ected through the Locator using a program parameter

that will identify the desired ·m:xlule.

The Locator, using the parts

list, locates the nodule requested and then· executes it.
The parts list is a table of all nodules associated with an
individual mission.

Each entry contains the location of each nodule.

A bit is used to lock the nodule when the need arises.

(No two pro-

cessors should write the sane m:xlule into core narocy at the sane
t..ine, but once in core any number of prcx.:Essors may use it.)
The ·LOcator
The microcxxle cx:xruon to all parts of the system must include

the Locator and Alloc::a.tor.

This is the section of microcode that

allows a task access to the system nodules available in the parts

list.
When a task is assembled, a table is developed for i t that

includes the narres of all the executive rrodu1es needed by it.

becx:rres the source table for this task.

This

Each programrred task must

have such a source table.
Each t..ine an executive rrodule is to be accessed, the entry in
the source table corresponding to the desired m:::xiule is requested.
The ccmbined source tables for every program run on the system are
used to develop the system parts list for a specific mission.
Each source table entry becares an index into the parts list

as well as a J?Ointer .back to the processor's mem:::>J:y.
naoocy initially is the address of the Allocator.

The address in

When an executive

rrodule is referenced via the source table, contl:o1 is transferred to
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the Allocator.

The Allocator finds space for the m::xiule, then changes

the address in the source table entry to :point to this space.
the rrodule has been placed, i t may then be ·executed.

When

once a nodule

has been placed, i t re.mains there until overlayed with another nodule
by the Allocator.

When a nodule is referenced, the source table points

directly to the address of the nodule.

The Locator Im.lSt save the position of the task instruction
calling for the nodule.

It can do this in the part of the \VOrk area

reserved for this pUJ::"IX)se. ·. The Locator then uses the ·index supplied
by the task to select the proper entry in the source table.

The source

table entry is used either to go to the Allocator to find the nodule

or to locate and execute the required m:xlule.

Before executing the

required ftmction, the last used c::ounter is Ufrlated.

used c::ounter (LUC) updates a
is used.

C:Ol.IDt

The global last

by one each ti.Ire an executive rrodule

The latest count is kept with the source table entry for

the module last executed.

When the rrarory must be overlayed, the last

used executive nodu1es may be distinguished fran those not used recently that are better candidates for overlay.

'When the executive nodule

has been cc:upleted, the earlier task is continued frcm the point of

the executive call.

The Parts List
The parts list is a set of entries that locate and describe
the modules of the executive.

When a nodule is not present in the

processor's rrerrory, i t ImJSt be allocated space there and copied. fran

main neror:y using the parts list.
Executive Table ·structtire
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The concept of ex:ecutive construction for this approach
developed into a "table driven" executive.

All nodules of the system

executive for such a Multiprocessor will be irrlependent of each other.
The parts binding the system together will be the system tables.

All

infonna.tion about system status, system and job configuration, task
status, task characteristics, etc. is encoded into a series of tables.
Each interpJ:eter (processo([.") picks up a table entry to detennine its

next course of action.

Table updating is done with care so that t:v«:l

:interpreters do not try to update the same entry ·at the sarre t:i.ne.
Switching anong tasks and cx:roponents is directed by the
tables' contents.

A ccmron set of executive tables for all .inte:rpre-

te.r s forCEs cooperation arrong interpreters.

IrtteJ:l?reter · (Processor) ·control
In this nodular nrultiprocessing system, each inte:rpreter

schedules itself and perfo:r:ms its own ·e xecutive functions.

A single

.inte:rpreter may be dedicated to a particular problem for the duration
of a mission.

However, any interpreter may select this dedicated

task for as .1 ong as it needs to be run.

The scheduling and other

control nodules as well as the system tables reside in main rre.rro:ry,
and any interpreter ma.y use them to schedule itself ..

Any :interpreter may perform any function by simply loading
the function nodule..

Whenever an .interpreter is available, it seardl-

es the task table for a ready-tcr.run task.

This task may be an I/O

task, a processing task, or a task that cx::mbines both processing and
I/0 functions.
In previous systems , input output functions have been perfonn-
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ed in hardware nodules diffemnt fran: the data processing ftmctions.

The I/O and the central processor nodules were separate, dedicated
hardware devices.

In this multiprocessor systan, I/O control and

the data p:rocessing functions are all perfo:tll'ed by interpreter;;.
When an interpreter is started, it gets the scheduling

nodule and uses i t to select a task that is ready for processing.

The

task entry selected is checked to be sure that all the resources it

needs are available to. it.

When the task is ready, it is read into

the narory of the interpreter; and the task is begun..

During the

numing of a task, the inte:rpreter must rerx>rt the t.irre periodically
to the .interpreter table in order to inform the system that neither
the interpreter nor the task numing is malfunctioning.

The task

being run ma.y also use executive nodules to achieve cx::mron ftmctions

such as I/O operations , bounds checking, sin/cos calculations , etc.
When a task is ccmpleted or its must stop because of a new requirement presently unavailable, the end task fl.IDction is used.

This func-

tion IWSt deallocate resources and update the system tables for a
ce11pleted task.

If a task is to be suspended for awhile, the state

of the task and its resources will be preserved in its 'WOrk area so
that any inte:rpreter may res'l.n'e nmning the task when it

beCC~t:es

ready

to nm again.
The executive m:::>dule that is used after a task has been ended
checks the interpreter table.
tabs on the system.

This is the m::xlule that is used to keep

Each interpreter checks to detennine that all

other interpreters have been obediently checking into the table.

If

all is well, the interpreter can go on to schedule the next available
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task in the task table.

Hcwever, if an inte:r.preter has not repJrted

in as it was supposed to do, the checking interpreter must report
the fact to the operator · and rescue the task from the bad interpreter.
The task is then backed up to a restart point, the task table is updated to reflect the tasks ready-to-run status, and the interpreter

retums to the scheduling nodule.
§'stem LOader
There are sc:rre functions of an executive systan that carmot
be classified as m:xlules, i.e. any executive functions that are not

available to an interpreter (processor) via the cormon IDcator nodule.
These are dedicated system functions that rrust be perfonred independently of the tasks and the interpreters in the system.

These tasks

are initiated by the scheduling m::rlule when needed, and sane are run
on a cyclic or continuous basis (.e.g. , carrounicator and I/0 process) .
These executive system tasks include a ccmnunicator, utility packages
and a system loader.

The system task of primary interest here is

the system loader.
A system generation program provides a means for describing
the machine configurations and system features desired for the needs
of a specific mission.

The output generated is a tape, disk or card

file containing a directory, the parts list, nodules and system tasks.
At system start-up t..irre, a single inte:rpreter must be chosen to bootstrap a loader into microprCXJram rnenocy and then to load the executive
into the system.

When the tables have been initialized, the other

interpreters in the system can select a task for running, using the
scheduling module.
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The loader IlU.lSt either read the executive fran a given storage
device into the mass storage area of the systan or into core naoory.

'Ihe executive loader must

re

or wann start is neressar:y.

inforned if a cold start, cool start,
A cold start assunes that the mass

storage directory has been destroyed and a new one must be initiated.
A CX)()l start assurres that the directory is intact and available for
use.

A wann start indicates that the executive in mass storage as

-well as the directory is intact.

Only the core rrarory must be initial-

ized.
After the parts of the executive that rm.lSt be in core are put
into core,

(parts list, tables, and schedules), the initializer is

used to update, organize and initialize the systcrn.

The initializer

performs the follo.ving functions:

u.

Updates and initializes tables

b.

Organizes and classifies core storuge

c.

Checks and sets I/O status

d.

Initiates system tasks (e.g., ccmnunicator, I/O pack,

confidence programs, and diagnostics).
When the system is ready to start running, all interpreters
must be

info:rm:_~

of this status.

an interrupt for all interpreters.

'Ihe bootstrap interpreter broadcasts

When the interpreters assigned

to user tasks arc made aware that the system is ready for use, they
load the scheduler into their rraTDries and start searching for a task

to perfonn.
The first !:>ystem task will
task, informntion will

re

w

the camnmicator.

rereivcd fran external

sour~s

Through this
that will
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initiate the user tasks in the interpreters.
Conclusions
The approach. sunmarized in the preceeding sections has execu-

tive design goals in canuon with an approach developed in parallel
for the Air Ferre by Systan LevelOfiiellt Corporation (Kilbride, Iwasa
and Scheid 1972) and yet the prqxJsed ircplem=ntations cona:mtrate on
different areas.
a.

Scm= of these differences include:

Burrough 1 s approach includes a finnware a::>ncept in

which the processors (interpreters) are mic:roprogramnable.

All

m:xiules of the system executive are independent and the parts binding
the system together will be the system tables.
b.

System r:evelopnent Co:rporation 1 s Approach concentrates

on cx:xnrmmica.ting be.tween application tasks and between executive
nodules not residing in the same processor.

A special executive

rroclule, the Monitor, .routes rressages and transfonns them into control
table settings .
The approaches are referenced ·to arrplify the existence of the
problems associated with MIMD systems rather than to present finn
solutions.

These approaches, although never totally implerrented, il-

lustrate that the developrrent of such new concepts in executive
design can be the foundation for minimizing the overhead and design
restructuring problems, as we look tcward optimal loading techniques
for

~

systems.
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